



Instituto Nacional
de Tecnología Industrial



Ultra-low jitter timing platform for high-precision composite ADCs



Ricardo Iuzzolino (INTI)
M36 meeting Workshop, 14th-15th May 2026

**METROLOGY
PARTNERSHIP**



Why a low jitter timing platform ?

Project requirement: $t_j < 50$ ps

Clock jitter affects full scale sine wave input ADC performance directly by degrading the total signal-to-noise ratio:

$$SNR_{\text{Total}} = 10 \log_{10} \left(10^{\frac{-SNR_{\text{ADC}}}{10}} + 10^{\frac{-SNR_{\text{jitter}}}{10}} \right)$$

$$SNR_{\text{jitter}} = -20 \log_{10}(2\pi f \sigma_j)$$



$$ENOB = \frac{SNR_{\text{Total}}(dB) - 1.76 dB}{6.02}$$




Figure 2. LMK01000 EVM Set Up






Figure 1. Quick Start Diagram





LMK05318B Functional Block diagram




1 Features

- One Digital Phase-Locked Loop (DPLL) With:
 - Hitless Switching: ± 50 -ps Phase Transient
 - Programmable Loop Bandwidth With Fastlock
 - Standards-Compliant Synchronization and Holdover Using a Low-Cost TCXO/OCXO
- Two Analog Phase-Locked Loops (APLLs) With Industry-Leading Jitter Performance:
 - 50-fs RMS Jitter at 312.5 MHz (APLL1)
 - 125-fs RMS Jitter at 155.52 MHz (APLL2)
- Two Reference Clock Inputs
 - Priority-Based Input Selection
 - Digital Holdover on Loss of Reference
- Eight Clock Outputs With Programmable Drivers
 - Up to Six Different Output Frequencies
 - AC-LVDS, AC-CML, AC-LVPECL, HCSL, and 1.8-V LVCMOS Output Formats
- EEPROM / ROM for Custom Clocks on Power-Up
- Flexible Configuration Options
 - 1 Hz (1 PPS) to 800 MHz on Input and Output
 - XO/TCXO/OCXO Input: 10 to 100 MHz
 - DCO Mode: < 0.001 ppb/Step for Precise Clock Steering (IEEE 1588 PTP Slave)
 - Advanced Clock Monitoring and Status
 - I²C or SPI Interface



LMK04821 Functional Block diagram (I)




Continue in following slide

1 Features


- JEDEC JESD204B Support
- Ultra-Low RMS Jitter
 - 88 fs RMS Jitter (12 kHz to 20 MHz)
 - 91 fs RMS Jitter (100 Hz to 20 MHz)
 - -162.5 dBc/Hz Noise Floor at 245.76 MHz
- Up to 14 Differential Device Clocks from PLL2
 - Up to 7 SYSREF Clocks
 - Maximum Clock Output Frequency 3.1 GHz
 - LVPECL, LVDS, HSDS, LCPECL Programmable Outputs from PLL2
- Up to 1 Buffered VCXO/Crystal Output from PLL1
 - LVPECL, LVDS, 2xLVCMOS Programmable
- Dual Loop PLLatinum™ PLL Architecture
- PLL1
 - Up to 3 Redundant Input Clocks
 - Automatic and Manual Switch-Over Modes
 - Hitless Switching and LOS
 - Integrated Low-Noise Crystal Oscillator Circuit
 - Holdover Mode When Input Clocks are Lost
- PLL2
 - Normalized [1 Hz] PLL Noise Floor of -227 dBc/Hz
 - Phase Detector Rate up to 155 MHz
 - OSCin Frequency-Doubler
 - Two Integrated Low-Noise VCOs
- 50% Duty Cycle Output Divides, 1 to 32 (even and odd)
- Precision Digital Delay, Dynamically Adjustable
- 25-ps Step Analog Delay
- Multi-Mode: Dual PLL, Single PLL, and Clock Distribution






LMK04821 Functional Block diagram (II)




Single loop mode






LMK05318B + AD4630-24 EVAL setup at INRiM (INTI-INRiM Dec. 2025)



LMK04821 + AD4630-24 EVAL setup at INTI May 2026





AD4630-24 EVAL Boards

Gen and clock reference

Clock distribution LMK04821 EVAL


2 ADCs - Averaged



Δt a few ps


2 ADCs - Interleaved

The sampling rate is increased by ADC number



2 CLK signals shifted by:

$$\Delta\varphi = \pi$$




4 ADCs – Interleaved:

4 CLK signals shifted by:

$$\Delta\varphi = 2\pi \left(\frac{m-1}{4} \right)$$

m : ADC no.





CPEM 2026 abstract

Ultra-Low Jitter Timing Platform for High-Precision ADC Architectures

Ricardo Iuzzolino¹, Bruno Trinchera², Vitor Cabral³, Ernest Houtzager⁴, Rado Lapuh⁵ and Oliver Power⁶

¹Instituto Nacional de Tecnología Industrial (INTI), (1650) Buenos Aires, Argentina
riuzzolino@inti.gob.ar

²Istituto Nazionale di Ricerca Metrologica (INRiM), 10135-Turin, Italy

³Instituto Português da Qualidade (IPQ), Caparica, Portugal

⁴VSL National Metrology Institute, Delft, The Netherlands


⁵Left Right s.p., Slovenia

⁶National Standards Authority of Ireland (NSAI), Dublin, Ireland

Now we go to INTI's LAB




Setup



Acknowledgement

The project (22TPR02 True8DIGIT) has received funding from the European Partnership on Metrology, co-financed from the European Union's Horizon Europe Research and Innovation Programme and by the Participating States. The UK participant in Horizon Europe Project 22RPT02 True8DIGIT is supported by UKRI grant number 10,084,012 (Signal Conversion Ltd).



Thank you for your attention!

**METROLOGY
PARTNERSHIP**

