

5th IEEE International Conference on VLSI Systems, Architecture, Technology and Applications

(VLSI SATA) May 23-24, 2025 https://www.vlsisata.in/



AMRITA School of Engineering

Venue: Amrita Vishwa Vidyapeetham, Amrita School of Engineering, Bangalore

Theme: Power Aware and AI Supported VLSI Innovation

The 5th IEEE VLSI SATA (Systems, Architecture, Technology and Applications) conference would promote knowledge building, engineering education, research and development activities, and networking to establish and identify research groups and collaboration opportunities. The 2025 edition of VLSI SATA is scheduled during May 23-24. The theme of the conference is "Power Aware and AI Supported VLSI Innovation." The conference is the flagship annual conference of IEEE Circuit and Systems Society (CASS) Bangalore. It is jointly organized and hosted by Amrita School of Engineering (ASE), Bangalore.

VLSI SATA 2024 will feature the presentation and discussion of new findings in the theory. **TECHNICAL PARTNER IMPORTANT DATES** methodology, design, and applications of VLSI. It serves as a global forum for researchers, **Paper Submission Deadline:** EEE Bangalore academicians, and practitioners to share their ongoing theoretical research endeavours, inno-22th February, 2025 vative system and design solutions and practical VLSI applications. The conference program **Notification of Acceptance:** includes traditional paper presentations, engaging workshops, and keynote addresses by distin-**Rolling basis in 3 weeks** guished educational experts and authorities. **Camera Ready: CALL FOR PAPERS** PATRONS & ADVISORY 2 weeks after acceptance Prospective authors are invited to submit their full and original research papers in electronic Patron (PDF) format, with the requirement that these papers should not have been submitted, pub-WORKSHOP, TUTORIAL, P Venkat Rangan, VC, Amrita Vishwa lished, or under consideration in any other conferences or journals. Vidyapeetham (AVV) **INVITED PAPERS** Sasangan Ramanathan, Dean Engg., AVV **SYSTEMS** ARCHITECTURE Manoj P, Director, ASE Proposals for the Workshops/Tutorial/Invited Reliable and/or Safe Embedded Electronics Inter-chip Interconnect • **Steering Committee** Papers are invited from experts to be conduct-• Systems for Testing **On-chip Interconnect** Sriram Devanathan, Principal, ASE ed in conjunction with the main conference. Digital System Design and Validation • Multicore and Manycore Gopalakrishnan EA, Principal, Amrita The length of the workshops can be half day Data Centric Architecture Digital System and Circuits School of Computing (ASC) or full day. Workshop with hands-on may Ayan Datta, Technologist, Western Digital Memory Subsystems System on Chip attract more participants. In-depth tutorial on **Advisory Committee** Embedded Processor Architecture in Vehicles emerging technology within the scope of the Memory Computing Systems Krishnashree Achuthan, Dean PGP, AVV conference would be proposed to attract HW/SW Co-design High-performance Computing Seshaiah Ponnekanthi, NEC-UK scholars, graduate students and young profes-IoT Systems Embedded FPGA Reconfigurable Computing T S B Sudarshan, PESU, India sionals. Additionally, invited paper is also Cyber Physical Systems Built In Self Test (BIST) **N S Murty,** *Prof (R'td), ASE* invited from senior and established research-Embedded Operating Systems Design for Test Fault Tolerance Mahadevan S, Deputy Dean, AVV ers. Invited papers would also be submitted to Analog and Mixed Signal Systems Quantum Computing Shikha Tripathi, PESU, India be included in the IEEE Xplore on acceptance **RF** Circuits and Systems Nandy S K, IISc, India Network Security and presentation. Low Power Systems The following information is required from • Side-channel and Fault Analysis **ORGANIZING COMMITTEE** workshop/tutorial organizers. Organizers de-**Trusted Computing** Power Management Systems tails like Name, Designation, Affiliation, Title Data Converters Hardware Trojan **General Co-Chairs** of the workshop, Abstract, Brief profile of Navin Kumar, PhD, ASE High Speed Interfaces Functional Safety and Privacy organizer(s), Photograph, Length of the work-Aloke Das, ED, Lab and Lectures Pvt. Ltd **Optical Interconnect Architecture Reliable Systems** shop/tutorial, Targeted audience, Plan for Mufti Mahmud, PhD, King Fahd University Wireless Circuits and Systems **Reliable Communication Architecture** attracting audience, etc. Contact for more deof Petroleum and Minerals, Saudi Arabia NoC for FPGA, ASIC, CMP and MPSoC tails to the respective co-chairs. Please submit CAD Tools and Methodologies for Design and ٠ T K Ramesh, PhD, ASE the workshop/Tutorial/Invited Paper proposal Optimization Approximate Computing **Program Co-Chairs** in pdf format via CMT submission page given Sreeja Kochuvila, PhD, ASE below. **TECHNOLOGY APPLICATIONS** Kiran Gupta, PhD, Dayanand Univ. Sumit Gautam, PhD, Program Manager, LG IoT and Big Data Analytics Workshop Co-Chairs 3D ICs • **TPC Co-Chairs AI-oriented Applications** Sunitha R, PhD ASE MEMS, GaN, and SiC devices M. Vinodhini, *PhD*, *ASE* Video and Image Processing Praveen Jaraut, PhD, ASE Sarfraz Hussain, PhD, Reva University Layout Technology Applications Hardware Security and Trust Vishnu Nandan, PhD, ASE Chinthala Ramesh, PhD, ASE Physical Design **ML-oriented Applications** Nippun Kumar, PhD, Amrita School of Computing Interconnect Technologies **Tutorial Co-Chairs** Wireless/Wired Communication Networks Vignesh V, ASE Paramasivam C, PhD ASE 3D Packaging and Wafer-level Packaging Automotive and Vehicular Networks **Publication Co-Chairs** Shailashree N, *PhD*, *RVCE* New Age Nanoelectronic Devices **RF Energy Harvesting** Sandeep Singh Chauhan, PhD, ASE Uma Maheshwari, PhD, ASC **Electronic Design Automation** Neeta Jha, ASE **Power Electronics Applications** Advanced CMOS Technology Sajal Mittal, Technologist, Western Digital **Invited Papers/Keynote Co-Chairs Biomedical and Healthcare Applications** Advanced Packaging and Heterogeneous Inte-Supriya M, PhD, ASE Jitendra Bahdur, PhD ASE Sensors and Instrumentation Applications gration Technology **PhD Forum Co-Chairs** Sushant Shendre, PhD, ASE Signal Integrity Applications Process Technology Manoj Kumar Panda, ASE Abhilash R, PhD, ASE Phani Raj, ASE

Local Arrangement Co-Chairs Sagar B, ASE Ganapathi H, PhD ASE

Exciting Opportunity for Sponsorers

Please contact General Co-Chairs

SUBMISSION

Paper submission is through CMT paper management systems. If you already have CMT login; you can make use of that otherwise, you may need to create a login for CMT. https://cmt3.research.microsoft.com/VLSISATA2024/Submission/Index

Manuscript Preparation

Authors can submit their manuscript properly formatted as pdf file. Please find the template and author guidelines here. https://www.ieee.org/conferences/publishing/templates.html

K Deepa, ASE

Finance Co-Chairs

Kamatchi S, PhD, ASE

Shashidhara K S, PhD NIE

Publicity Co-Chairs

Arya R, ASC Joseph Abrahan, ASE Grad Student Pranav Prashant Joshi, ASE Grad Student

Industry Liaison Co-Chair Capt.(R) Rajiv Raghavan, Director CIR, ASE

Suman Dwivedi, Synopsis Jayesh Tanwani, Engr. Manager, Intel

Use US Letter size in the case of MS Doc.

For more details, please visit: https://www.vlsisata.in/



https://www.vlsisata.in/

CONTACT US vlsisata.amrita@gmail.com

Overleaf For overleaf, the template is available at: https://www.overleaf.com/gallery/tagged/ieee-official

Page Length

Maximum manuscript length should be 6 pages. (Extra 1-2 page would cost significantly high amount). The paper must include an abstract of about 150 words and a maximum of five keywords.

Review/Survey paper is normally discouraged to be submitted in the conference. **Review Process**

Each submitted paper will go several stages of screening: similarity check, format check, VLSI SATA (2016) scope and quality check. Papers which qualify for review would be sent to minimum 3- https://ieeexplore.ieee.org/xpl/ reviewers for their comments before TPC makes a decision on the paper. The review process is DOUBLE BLIND. Please do not write author names on the paper. Authors of the <u>https://ieeexplore.ieee.org/xpl/</u> accepted papers will be informed through email.

All accepted and presented papers in the conference would be submitted to IEEE Xplore VLSI SATA (2024) for possible publication. The previous editions of the papers are available in both Xplorer https://ieeexplore.ieee.org/xpl/ as well as Scopus.

Venue:

Amrita School of Engineering Amrita Vishwa Vidyapeetham, Bengaluru Camp Address: Kasavanahalli, Carmelaram P.O., Bengaluru, Karnataka, India. Telephone: +91-80-25183700 FAX: +91-80-28440092



Webpage Chair/Member Sarda Sharma, PhD, ASE **Rochit Mandmanchi**, Student ASC Shaik Rohid Aktar, Std. ECE, ASE

Surya Vittal, Std. ECE, ASE

PREVIOUS PUBLICATIONS Please find the link of previous publications. VLSI SATA (2015) https://ieeexplore.ieee.org/xpl/ conhome/7044910/proceeding conhome/10046417/proceeding conhome/10560064/proceeding



Advancing Technology for Humanity