15.09.2023

Digital Design an	d Computer Organization	Semester	3
Course Code	BCS302	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 20 Hours of Practicals	Total Marks	100
Credits	04	Exam Hours	3
Examination nature (SEE)	Theory	•	
Course objectives:			
• To demonstrate the funct	tionalities of binary logic system		
	f combinational and sequential logic system	n	
• To realize the basic struc			
• To illustrate the working	of I/O operations and processing unit		
 Teaching-Learning Process (Gene These are sample Strategies; that tea 1. Chalk and Talk 2. Live Demo with experiment 3. Power point presentation 	achers can use to accelerate the attainment of t	he various course o	utcomes.
			0.11
	MODULE-1		8 Hr
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp	MODULE-1 Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, For lementation, Other Hardware Description La	ur-Variable Map, I	n Algebra, Don't-Care
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit.	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, For lementation, Other Hardware Description La	ur-Variable Map, I	n Algebra, Don't-Care
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, For lementation, Other Hardware Description La 1 , 3 . 2 , 3 . 3 , 3 . 5 , 3 . 6 , 3 . 9	ur-Variable Map, I	n Algebra, Don't-Care Model of a
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, For lementation, Other Hardware Description La	ur-Variable Map, I nguage – Verilog I	n Algebra, Don't-Care Model of a 8 Hr
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3. Combinational Logic : Introduction Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Set	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, For lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2	ur-Variable Map, I nguage – Verilog I re, Binary Adder- S Adder, Multiplexer	n Algebra, Don't-Care Model of a 8 Hr Subtractor,
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3. Combinational Logic : Introduction Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Set	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches, 4, 4.10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 .	ur-Variable Map, I nguage – Verilog I re, Binary Adder- S Adder, Multiplexer	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder.
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3. Combinational Logic : Introductio Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, For lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches,	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexer , Flip-Flops.	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. 8 Hr
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.1 Combinational Logic : Introductio Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches, 4.10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 . MODULE-3 functional Units, Basic Operational Concepts,	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. 8 Hr Formance –
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3. Combinational Logic : Introduction Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F Processor Clock, Basic Perfor	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches, 4, 4.10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 . MODULE-3 Functional Units, Basic Operational Concepts, mance Equation, Clock Rate, Performa	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf ance Measuremen	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. r, Encoder. <u>8 Hr</u> Formance – tt. Machine
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.1 Combinational Logic : Introductio Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F Processor Clock, Basic Perfor Instructions and Programs: M	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches, 4, 10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 . MODULE-3 Functional Units, Basic Operational Concepts, mance Equation, Clock Rate, Performation femory Location and Addresses, Memory	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf ance Measuremen	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. r, Encoder. <u>8 Hr</u> Formance – tt. Machine
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.1 Combinational Logic : Introduction Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F Processor Clock, Basic Perfor Instructions and Programs: M	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches, 4, 10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 . MODULE-3 Functional Units, Basic Operational Concepts, mance Equation, Clock Rate, Performation femory Location and Addresses, Memory	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf ance Measuremen	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. r, Encoder. <u>8 Hr</u> Formance – tt. Machine
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.1 Combinational Logic : Introduction Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F Processor Clock, Basic Perfor Instructions and Programs: M	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches. 4.10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 . MODULE-3 functional Units, Basic Operational Concepts, rmance Equation, Clock Rate, Performa lemory Location and Addresses, Memory g Modes. 2, 2.3, 2.4, 2.5	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf ance Measuremen	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. 8 Hr Formance – it. Machine action and
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.1 Combinational Logic : Introductio Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F Processor Clock, Basic Perfor Instructions and Programs: M Instruction sequencing, Addressing Text book 2: 1.2, 1.3, 1.4, 1.6, 2.1	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La 1, 3.2, 3.3, 3.5, 3.6, 3.9 MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches, 4, 10, 4.11, 4.12, 5.1, 5.2, 5.3, 5.4 . MODULE-3 Functional Units, Basic Operational Concepts, rmance Equation, Clock Rate, Performa femory Location and Addresses, Memory g Modes. 2, 2.3, 2.4, 2.5 MODULE-4	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf unce Measuremen Operations, Instru	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. Subtractor, r, Encoder. 8 Hr formance – tt. Machine action and 8 Hr
Boolean Functions, Digital Logic Conditions, NAND and NOR Imp simple circuit. Text book 1: 1.9, 2.4, 2.5, 2.8, 3.1 Combinational Logic : Introduction Decoders, Encoders, Multiplexers. Sequential Logic : Introduction, Se Text book 1: 4.1, 4.2, 4.4, 4.5, 4.9 Basic Structure of Computers: F Processor Clock, Basic Perfor Instructions and Programs: M Instruction sequencing, Addressing Text book 2: 1.2, 1.3, 1.4, 1.6, 2.1 Input/output Organization: Accessor	Binary Logic, Basic Theorems And Prop Gates, Introduction, The Map Method, Fou lementation, Other Hardware Description La MODULE-2 on, Combinational Circuits, Design Procedur . HDL Models of Combinational Circuits – . equential Circuits, Storage Elements: Latches. MODULE-3 functional Units, Basic Operational Concepts, mance Equation, Clock Rate, Performa lemory Location and Addresses, Memory g Modes. 2, 2.3, 2.4, 2.5 MODULE-4 essing I/O Devices, Interrupts – Interrupt Har vices, Direct Memory Access: Bus Arbitra	ur-Variable Map, I nguage – Verilog I re, Binary Adder- Adder, Multiplexen , Flip-Flops. Bus structure, Perf unce Measuremen Operations, Instru	n Algebra, Don't-Care Model of a 8 Hr Subtractor, r, Encoder. 8 Hr Formance – tt. Machine action and 8 Hr d Disablin

MODULE-5

8 Hr

Basic Processing Unit: Some Fundamental Concepts: Register Transfers, Performing ALU operations, fetching a word from Memory, Storing a word in memory. Execution of a Complete Instruction. **Pipelining:** Basic concepts, Role of Cache memory, Pipeline Performance.

Text book 2: 7.1, 7.2, 8.1

PRACTICAL COMPONENT OF IPCC

CLN	Provinces to		
SI.N O	Experiments		
1	Simulation packages preferred: Multisim, Modelsim, PSpice or any other relevantGiven a 4-variable logic expression, simplify it using appropriate technique and simulate the same		
	using basic gates.		
2	Design a 4 bit full adder and subtractor and simulate the same using basic gates.		
3	Design Verilog HDL to implement simple circuits using structural, Data flow and Behavioural model.		
4	Design Verilog HDL to implement Binary Adder-Subtractor - Half and Full Adder, Half and Full		
	Subtractor.		
5	Design Verilog HDL to implement Decimal adder.		
6	Design Verilog program to implement Different types of multiplexer like 2:1, 4:1 and 8:1.		
7	Design Verilog program to implement types of De-Multiplexer.		
8	Design Verilog program for implementing various types of Flip-Flops such as SR, JK and D.		
Cours	e outcomes (Course Skill Set):		
	end of the course, the student will be able to:		
CO1: 4	Apply the K–Map techniques to simplify various Boolean expressions.		
CO2: 1	Design different types of combinational and sequential circuits along with Verilog programs.		
CO3: 1	Describe the fundamentals of machine instructions, addressing modes and Processor performance.		
CO4: 1	Explain the approaches involved in achieving communication between processor and I/O devices.		
CO5:A	Analyze internal Organization of Memory and Impact of cache/Pipelining on Processor Performance.		
	and parts le (h ath CIE and CEE)		

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

CIE for the theory component of the IPCC (maximum marks 50)

- IPCC means practical portion integrated with the theory of the course.
- CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.
- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other

assessment methods mentioned in 220B4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.

• Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.

• The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC. **CIE for the practical component of the IPCC**

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.

4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

Suggested Learning Resources:

Books

1. M. Morris Mano & Michael D. Ciletti, Digital Design With an Introduction to Verilog Design, 5e, Pearson Education.

2. Carl Hamacher, ZvonkoVranesic, SafwatZaky, Computer Organization, 5th Edition, Tata McGraw Hill.

Web links and Video Lectures (e-Resources): https://cse11-iiith.vlabs.ac.in/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Assign the group task to Design the various types of counters and display the output accordingly

Assessment Methods

- Lab Assessment (25 Marks)
- GATE Based Aptitude Test